

WHAT IS CLAIMED IS:

1. A semiconductor device, comprising:
2 a substrate having a lattice structure and having an implanted
3 precipitate region located within said lattice structure;
4 a dynamic defect located within said lattice structure and
5 proximate said implanted precipitate region, such that said
6 implanted precipitate region affects a position of said dynamic
7 defect within said lattice structure; and
8 a gate structure located over said substrate.

2. The semiconductor device as recited in Claim 1 wherein
2 said implanted precipitate region comprises a SiO₂ precipitate
3 region.

3. The semiconductor device as recited in Claim 1 wherein
2 said implanted precipitate region comprises a SiN precipitate
3 region.

4. The semiconductor device as recited in Claim 1 wherein
2 said implanted precipitate region is located from about 60 nm to
3 about 150 nm below said gate structure.

5. The semiconductor device as recited in Claim 1 wherein

2 said implanted precipitate region is noncontinuous.

6. The semiconductor device as recited in Claim 1 wherein
2 said dynamic defect is an edge dislocation, a vacancy, a
3 dislocation loop formed by an agglomeration of vacancies within
4 said lattice, a silicon self-interstitial atom, a substitutional
5 atom, or a dislocation loop formed by the agglomeration of self
6 interstitial atoms.

7. The semiconductor device as recited in Claim 1 wherein
2 said substrate is a first silicon substrate and said device further
3 includes a silicon-germanium layer located over said first silicon
4 substrate and a second silicon substrate located over said silicon-
5 germanium layer, wherein said silicon-germanium layer is in a
6 relaxed state and said second silicon substrate is in a stressed
7 state.

8. The semiconductor device as recited in Claim 1 wherein
2 said substrate is a first silicon substrate and said device further
3 includes an implanted silicon-germanium region within said first
4 silicon region and a second silicon substrate located over said
5 first silicon substrate, wherein said second silicon substrate is
6 in a stressed state.

9. The semiconductor device as recited in Claim 1 wherein
2 said substrate is a first silicon substrate and said device further
3 includes a silicon or germanium implant induced dynamic defect
4 region within said first silicon region wherein said first silicon
5 substrate is in a stressed state induced by said silicon or
6 germanium implant induced dynamic defect region.

10. A method for forming a semiconductor device, comprising:
2 providing a substrate having a lattice structure;
3 implanting a precipitate region within said lattice structure;
4 introducing a dynamic defect within said lattice structure and
5 proximate said implanted precipitate region, such that said
6 implanted precipitate region affects a position of said dynamic
7 defect within said lattice structure; and
8 forming a gate structure over said substrate.

11. The method as recited in Claim 10 wherein said
2 implanting includes implanting a SiO₂ precipitate region.

12. The method as recited in Claim 10 wherein said implanting
2 includes implanting a SiN precipitate region.

13. The method as recited in Claim 10 wherein said
2 precipitate region is located from about 60 nm to about 150 nm
3 below said gate structure.

14. The method as recited in Claim 10 wherein said
2 precipitate region is noncontinuous.

15. The method as recited in Claim 10 wherein said dynamic
2 defect is an edge dislocation, a vacancy, a dislocation loop formed

3 by an agglomeration of vacancies within said lattice, a silicon
4 self-interstitial atom, a substitutional atom, or a dislocation
5 loop formed by the agglomeration of self interstitial atoms.

16. The method as recited in Claim 10 wherein said substrate
2 is a first silicon substrate and said method further includes
3 forming a silicon-germanium layer over said first silicon substrate
4 and forming a second silicon substrate over said silicon-germanium
5 layer, such that said silicon-germanium layer is in a relaxed state
6 and said second silicon substrate is in a stressed state.

17. The method as recited in Claim 10 wherein said substrate
2 is a first silicon substrate and said method further includes
3 implanting silicon-germanium region into said first silicon region
4 and forming a second silicon substrate located over said first
5 silicon substrate, such that said second silicon substrate is in a
6 stressed state.

18. The method as recited in Claim 10 wherein said substrate
2 is a first silicon substrate and said device further includes a
3 silicon or germanium implant induced dynamic defect region within
4 said first silicon region wherein said first silicon substrate is
5 in a stressed state induced by said silicon or germanium implant
6 induced dynamic defect region.

19. The method as recited in Claim 10 wherein said implanting
2 includes implanting to a peak concentration ranging from about $5E17$
3 atoms/cm³ to about $5E18$ atoms/cm³.

20. The method as recited in Claim 10 wherein said implanting
2 includes implanting using an energy ranging from about 40 keV to
3 about 70 keV.

21. The method as recited in Claim 10 further including
2 annealing said implanted precipitate region using a temperature
3 ranging from about 500°C to about to about 1200°C after said
4 implanting.

22. The method as recited in Claim 21 wherein said annealing
2 includes a first anneal at a temperature ranging from about 600°C
3 to about 800°C and a second anneal at a temperature ranging from
4 about 1000°C to about 1100°C.

23. An integrated circuit, comprising:

2 a substrate having a lattice structure and having an implanted
3 precipitate region located within said lattice structure;

4 a dynamic defect located within said lattice structure and
5 proximate said implanted precipitate region, such that said
6 implanted precipitate region affects a position of said dynamic
7 defect within said lattice structure;

8 transistors located over said substrate; and
9 interconnects connecting said transistors to form an
10 operational integrated circuit.

24. The integrated circuit as recited in Claim 23 wherein
2 said implanted precipitate region comprises a SiO₂ precipitate
3 region.

25. The integrated circuit as recited in Claim 23 wherein
2 said implanted precipitate region comprises a SiN precipitate
3 region.

26. The integrated circuit as recited in Claim 23 wherein
2 said implanted precipitate region is located from about 60 nm to
3 about 150 nm below said gate structure.

27. The integrated circuit as recited in Claim 23 wherein

2 said substrate is a first silicon substrate and said device further
3 includes a silicon-germanium layer located over said first silicon
4 substrate and a second silicon substrate located over said silicon-
5 germanium layer, wherein said silicon-germanium layer is in a
6 relaxed state and said second silicon substrate is in a stressed
7 state.

28. The integrated circuit as recited in Claim 23 wherein
2 said substrate is a first silicon substrate and said device further
3 includes a silicon or germanium implant induced dynamic defect
4 region within said first silicon region wherein said first silicon
5 substrate is in a stressed state induced by said silicon or
6 germanium implant induced dynamic defect region.